Design Verification Engineer is part of a RD team developing Smart Home device products.
1. Good knowledge of computer architecture and ASIC design flow.
with the verification methodology such as VMM, OVM, or UVM.
3. Scripting experience using scripting languages like Perl or Tcl.
4. C / C++ programming is a plus.
5. SystemC, ESL experience is a plus.