Job Description
1. SoC chip integration from RTL to gate level including timing closure and testability
2. Design methodology and integration flow improvement
Requirement 1. Synthesis experience
2. Timing closure knowledge
报告这项工作
申請表