Signal and Power Integrity Engineer
台灣積體電路製造股份有限公司
竹科
6天前

Description

1.SoC / ASIC & package architecture design for high performance computing with High bandwidth Memory (Server, Networking, AI, AR etc) applications.

2.Execute SI / PI / RF / EMI validation for the system requirements on eye diagram, jitter, latency, IR drop, cross-talk, and SSN specs from chip to PCB.

3.Develop system integration design and requirement based on SiP, PoP, PiP, Chip stacking, and other 3DIC technologies.

4.Working with marketing / technology team on technology competitive analysis and develop package technology road map for future products requirements.

Qualifications

1.Ph.D. in electrical engineering or communication engineering or Master's degree with 3+ years working experience in SoC / NoC & package / integration co-design for high performance computing products.

2.SoC / ASIC architecture & package knowledge and understanding of trade-offs made for partitioning of the key devices (AP, SoC, NoC, GPU, CPU...)

3.Excellent written and spoken communication skills in English is required

4.Hands-on participation and a strong sense of ownership is required

5.Strong technical problem-solving and analytical skills, based upon fundamental, rather than empirical models is required

申請
添加至收藏
從收藏夾中刪除
申請
郵箱地址
通過點擊“持續”,我允許neuvoo同意處理我的數據並向我發送電子郵件提醒,詳見neuvoo的 隱私政策 。我可以隨時撤回我的同意或退訂。
持續
申請表