Senior Applications Engineer
HsinChu Science Park, TAIWAN

and Requirements

At Synopsys, we’re at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence.

The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we’re powering it all with the world’s most advanced technologies for chip design and software security.

If you share our passion for innovation, we want to meet you.

Our Silicon Design & Verification business is all about building high-performance silicon chips faster. We’re the world’s leading provider of solutions for designing and verifying advanced silicon chips.

And we design the next-generation processes and models needed to manufacture those chips. We enable our customers to optimize chips for power, cost, and performance eliminating months off their project schedules.

Senior Applications Engineer

We're looking for Senior Applications Engineer to join our team.

Does this sound like a good role for you?

As a Applications Engineer (AE), you will be the product specialist to drive the success of Synopsys physical design flow and tools focusing on IC Compiler II and Fusion Compiler.

You will be the interface between major Foundry and R&D to develop and deploy the physical design flow and solutions. You will enable customer flows and deploy implementation solutions for key Foundry.

You will collaborate with R&D to define and drive product direction by identifying key customer needs and specifying tool capabilities for the next generation process nodes.

Responsibilities include providing technical support to the major Foundry, writing and reviewing methodology specs with focus on design flow, functional specs, and test plans, development and delivery of product training, writing technical papers and application notes.

The individual will have regular and proactive communication with major Foundry, R&D and act as a technical expert. Drive the requirement specifications and work closely with R&D on early stage new feature development.

Key Qualifications

  • BS / MS in EE / CS with 10+ years of experiences
  • Strong physical design and place and route experiences are required
  • Familiar with IC Compiler I / II, Fusion Compiler or competitive EDA tools
  • Knowledge of advanced placement and routing rules are beneficial
  • Knowledge of scripting languages such as Perl and TCL required
  • Strong understanding of ASIC design flow, VLSI and / or CAD development
  • Strong communication, command of English, and good interpersonal people skill are required
  • Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.



    Thank you for reporting this job!

    Your feedback will help us improve the quality of our services.

    通過點擊“持續”,我允許neuvoo同意處理我的數據並向我發送電子郵件提醒,詳見neuvoo的 隱私政策 。我可以隨時撤回我的同意或退訂。