Engineering Manager
Intel Corporation
Hsinchu, HSZ, TW
17天前

Job Description

  • Manage a team of product engineers to enable Wafer Sort / Final Test new products suppliers and provide high volume manufacturing (HVM) support
  • Interface with worldwide BU / Division’s Product / Test Engineering teams to transfer new products to Wafer Sort / Final Test suppliers and provide HVM support
  • Technical interface for Wafer Sort / Final Test suppliers and drive operation performance
  • Support / drive yield improvement and problem lots disposition
  • Support production excursion, process change, supplier audit and FACR
  • Manage probe card / loadboard maintenance and inventory
  • Qualifications

  • Master / Bachelor Degree in Electrical / Electronic Engineering
  • Minimum 8 years working experience in high volume semiconductor test production, ATE (automatic test equipment) application or test development
  • Experience in ATE tester (Advantest / Verigy or Teradyne)
  • Experience in people management and test program / hardware development are preferred
  • Good communication skills and able to interface / communicate effectively with all levels
  • Inside this Business Group

    As the world's largest chip manufacturer, Intel strives to make every facet of semiconductor manufacturing state-of-the-

    art from semiconductor process development and manufacturing, through yield improvement to packaging, final test and optimization, and world class Supply Chain and facilities support.

    Employees in the Technology and Manufacturing Group are part of a worldwide network of design, development, manufacturing, and assembly / test facilities, all focused on utilizing the power of Moore’s Law to bring smart, connected devices to every person on Earth

    申請
    添加至收藏
    從收藏夾中刪除
    申請
    郵箱地址
    通過點擊“繼續”,我允許neuvo同意處理我的數據並向我發送電子郵件提醒,詳見neuvo的 隱私政策 。我可以隨時撤回我的同意或退訂。
    持續
    申請表