R&D Engineer, II
Synopsys, Inc
TAIWAN - Hsinchu
16天前

Job Description and Requirements

Responsible for designing, developing, troubleshooting, or debugging start-of-the-art clock tree synthesis, optimization, and concurrent clock and data optimization within IC Compiler II.

Drive innovations in design, development, troubleshooting, and debugging of the software program. Results driven and customer driven.

The candidate should have strong C++ programming and UNIX skills along with excellent problem solving and algorithm development skills.

The candidate must be familiar with software development process, debugging tools, and configuration management concepts.

Prior experience and education in timing analysis, placement, routing, clock tree synthesis, and / or gate level optimization algorithms is desired.

MS / Phd in EE / CS / CE with 3+ years of experience in EDA.

申請
添加至收藏
從收藏夾中刪除
申請
郵箱地址
通過點擊“繼續”,我允許neuvo同意處理我的數據並向我發送電子郵件提醒,詳見neuvo的 隱私政策 。我可以隨時撤回我的同意或退訂。
持續
申請表