Principal Design Verification Engineer
Micron Technology

Micron’s vision is to transform how the world uses information to enrich life for all. Join an inclusive team focused on one thing : using our expertise in the relentless pursuit of innovation for customers and partners.

The solutions we create help make everything from virtual reality experiences to breakthroughs in neural networks possible.

We do it all while committing to integrity, sustainability, and giving back to our communities. Because doing so can spark the very innovation we are pursuing.

As a Design Verification Engineer within the ASIC CXL Development at Micron, you will be responsible for defining efficient and coverage-driven testbench for high-quality design delivery.

Job Responsibilities

  • Verification plan definition, DV environment development in SV / UVM and SV / C
  • Design verification at RTL / Gate level, DV Coverage analysis, Coverage improvement at block and Chip level.
  • Support of assertion and coverage-driven methodology
  • Develop test cases in C / C++ to verify functional operation of that the system level
  • Power and Performance analysis
  • Design verification methodology enhancements
  • Requirements

  • BSEE, MSEE, or related fields
  • More than 10+ year ASIC design and verification experience
  • Experience in PCIe, NVMe, and CXL protocols and storage industry is a plus
  • In depth knowledge on verification methodology and flow
  • Familiar with UVM, System Verilog, scripting, and DV tools
  • 报告这项工作

    Thank you for reporting this job!

    Your feedback will help us improve the quality of our services.

    通過點擊“持續”,我允許neuvoo同意處理我的數據並向我發送電子郵件提醒,詳見neuvoo的 隱私政策 。我可以隨時撤回我的同意或退訂。