Verification Engineer
Ambarella
Hsinchu, Taiwan
4天前

Desired 2+ years of hands-on experiences in SoC design verification. Experiences with OVM / UVM / VMM and familiarity with transaction-based verification at higher-level of abstractions is a big plus.

Be familiar with SystemVerilog Be familiar with C / C++

申請
郵箱地址
通過點擊“持續”,我允許neuvoo同意處理我的數據並向我發送電子郵件提醒,詳見neuvoo的 隱私政策 。我可以隨時撤回我的同意或退訂。
持續
申請表