Senior Digital Design Verification Engineer
NVIDIA
Taiwan, Taipei
1天前

Senior Digital Design Verification Engineer - Hardware

  • Taiwan, Taipei
  • Taiwan, Hsinchu
  • We're Now Looking For a Senior Digital Design Verification Engineer :

    As a Senior Mixed Signal Digital Design Verification engineer at NVIDIA, you'll verify the design and implementation of our cutting edge SerDes IPs.

    This ground breaking technology will enable and accelerate gaming, artificial intelligence, deep learning, and autonomous driving.

    We have put together a world-class team that delivers IPs that will be consumed by standard as well as industry-leading proprietary high-speed protocols.

    What you’ll be doing :

    You will be responsible for verification of the digital design, golden models and micro-architecture of the SerDes IPs using advanced verification methodologies such as UVM.

    You will build reusable bus functional models, monitors, checkers and scoreboards following coverage driven verification methodology.

    You are expected to understand the design and implementation, define the verification scope, develop the verification infrastructure and verify the correctness of the design.

    Write and execute test plan and thoroughly verify a design in a product shipment focused / compressed schedule.You will be working with architects, designers, and pre and post silicon verification teams to accomplish your tasks.

    What we need to see :

    You have a Bachelors or Masters Degree in Electrical Engineering or Computer Science or Computer Engineering with at least 5 years of relevant experience.

    Experience in verification at Unit / Sub-system / SOC level and expertise in SystemVerilog a must.Experience using random stimulus along with functional coverage and assertion-based verification methodologies a must.

    Experience in verification methodologies like UVM / VMM and exposure to industry standard verification tools for simulation and debug.

    Ways to stand out from the crowd :

    Expertise in bus or interconnect protocols (e.g. PCI Express, USB, SATA) a big plus.Experience in verifying complex SerDes system, understanding mixed-signal designs, and have experience in modeling of analog circuits a big plus.

    Perl, Python, C / C++ programming language experience.Good debugging and analytical skills.Good communication skills & dream to work as a great teammate.

    申請
    郵箱地址
    通過點擊“持續”,我允許neuvoo同意處理我的數據並向我發送電子郵件提醒,詳見neuvoo的 隱私政策 。我可以隨時撤回我的同意或退訂。
    持續
    申請表