Lead Product Validation Engineer
Cadence Design Systems, Inc

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

The candidate should have knowledge of analog and mixed-signal design, can accept technical lead responsibility and have good interpersonal skills.

The successful candidate will be highly motivated and quick to adopt new technologies. Exceptional interpersonal, time management and communication skills are critical for working with engineering and product development groups.

He / She must have the ability to multi-task, thus ensuring timely completion of several complex independent tasks.

  • MS or PhD in Electrical Engineering (or equivalent) with expertise in analog and mixed-signal CMOS IC design
  • The candidate should have excellent full custom layout / verification and RC extraction experience. At least 3-5 years of industry experience in transistor-
  • level design of full-custom CMOS stdcell, analog and mixed-signal building blocks including but not limited to : PLLs, drivers, amplifiers, filters, oscillators, DACs and ADCs

  • Layout / design experiences and knowledge in advanced technology node under 32nm / 28nm / 16nm / 14nm / 7nm and FINFET is preferable.
  • Experience in using Cadence or Synopsys custom IC design, LVS, Parasitic extraction and simulation tools : analog circuit simulation, and mixed-signal simulation
  • Experience of programming and scripting languages (C, Perl, Skill, etc.)
  • Knowledge of QA practices, quality checks, methodologies and procedures is a plus
  • We’re doing work that matters. Help us solve what others can’t.

    通過點擊“繼續”,我允許neuvo同意處理我的數據並向我發送電子郵件提醒,詳見neuvo的 隱私政策 。我可以隨時撤回我的同意或退訂。