先進閘極氧化層可靠度工程師
台灣積體電路製造股份有限公司
竹科
6天前

Description

  • Reliability engineer on pathfinding logic and emerging memory.
  • Experience of electrical characterization on logic and bit-cell memory reliability.
  • WLR programing for logic process reliability and bit-cell endurance read / write AC pulse testing.
  • Physics based reliability model research and development.
  • Qualifications

    Degree : Minimum Master degrees

    Major : engineering and scientific field such as Materials Science, Engineering, Electrical Engineering, Chemical Engineering, Mechanical Engineering, Physics, Chemistry or Optics.

    Language : Fluentin English

    Skill : Exhibitgood and open communication skills, be able to work within cross-functionalteams, including internal and external partners.

    Knowledgement :

    1.Solid technical understanding of IC processing equipment, integrated flow, chemistryand physics

    2.Strong knowledge of Statistical Process Control (SPC) and / or Design of Experiments(DOE) principles

    Personality :

    1.Flexibility in changing priorities and responsibilities to support business needs.

    2.Hands-on participation and a strong sense of ownership

    申請
    添加至收藏
    從收藏夾中刪除
    申請
    郵箱地址
    通過點擊“持續”,我允許neuvoo同意處理我的數據並向我發送電子郵件提醒,詳見neuvoo的 隱私政策 。我可以隨時撤回我的同意或退訂。
    持續
    申請表