Sr Principal Design Engineer
Cadence Design Systems, Inc.
HSINCHU
6天前

Essential : The position requires MSEE, or equivalent, with significant and deep industry experience in designing complex protocols and / or hardware systems.

MUST have excellent communication skills with both written and spoken English. Fluent and extensive RTL design knowledge using Verilog / SystemVerilog is required along with experience using RTL verification tools and flows.

Must excel in and demonstrate solid debugging experience / skills. Emotionally intelligent collaborator and communicator.

Experience with team-wide collaboration tools and processes. Drive and ability to schedule workload and plan own tasks effectively as well as coordinate with and adapt to other's needs and priorities when needful.

Agile! Adaptive! Strongly recommended : Verification experience using Cadence simulation and / or emulation products is highly desired.

Programming experience with scripting languages like Perl, TCL, C-shell is strongly recommended. Experience in memory sub-system design and operation is strongly recommended.

报告这项工作
checkmark

Thank you for reporting this job!

Your feedback will help us improve the quality of our services.

申請
郵箱地址
通過點擊“繼續”,我允許neuvoo同意處理我的數據並向我發送電子郵件提醒,詳見neuvoo的 隱私政策 。我可以隨時撤回我的同意或退訂。
繼續
申請表