High Speed I/O Design Engineer
Spring Professional

Responsibilities :

  • DDR2 / 3 / 4 IO, LPDDR2 / 3 IO, and Generic IO design and verify.
  • DDR2 / 3 / 4 and LPDDR23 PHY design and verify.
  • ESD design and verify.
  • Requirements :

  • Master or PhD degree in EE related area is preferred.
  • Familiar with IP IO / ESD design,DDRn / LPDDRn PHY design,digital design,and GPIO design and verify.
  • Experience with PLL and DLL design is a plus.
  • Knowledge of at least one high speed interface standard : DDR2 / 3 / 4 IO, LPDDR2 / 3 IO, and GPIO design and verification.
  • Must have hands-on experience on analog building blocks : IO cells including driver and receiver design; clock generation and distribution including DLL, phase interpolators, PLL and VCOs.
  • Understanding of SI / PI issues in Multi-GHz transceiver design.
  • Please contact Eric Chou with your updated CV and contact information if you're interested in this role. Thank you.

    eric.chou springasia.com

    通過點擊“繼續”,我允許neuvo同意處理我的數據並向我發送電子郵件提醒,詳見neuvo的 隱私政策 。我可以隨時撤回我的同意或退訂。