APR Engineer
台灣積體電路製造股份有限公司
Hsinchu, Taiwan
8小时前

Description

Job content : 1.Hands on SOC chip / block implementation from gate level netlist to GDS tapeout. 2.Develop IC design methodology.

3.Chip tapeout; Design methodology development.

Qualifications

Requirement : 1.Experience in tapeout with multimillion gates count SOC design. 16nm / 10nm / 7nm design experience is a plus.

2.Solid skill sets of Cadence / Synsopsys / Mentor EDA tools. 3.Capable of executing timing budgeting, synthesis, P&R, CTS, timing closure, DFT, physical verification, DFM and spice simulations.

4.Experience in CAD methodology and problem solving skill. 5.Familiar with Verilog, Perl / Tcl and C / C++. 6.Good communication in English. 7.Master Degree or above.

Ongoing

报告这项工作
checkmark

Thank you for reporting this job!

Your feedback will help us improve the quality of our services.

申請
郵箱地址
通過點擊“繼續”,我允許neuvoo同意處理我的數據並向我發送電子郵件提醒,詳見neuvoo的 隱私政策 。我可以隨時撤回我的同意或退訂。
繼續
申請表