Analog Design Engr, Sr Staff
Synopsys
Hsinchu, TAIWAN
2天前

and Requirements

The Synopsys Non-Volatile-Memory team is looking for an experienced designer ready to lead the development of our next generation NVM IP.

In this role, the candidate will have the opportunity to work on an extremely wide range of process technologies, ranging from complex BCD process nodes to 3nm and beyond.

The ideal candidate must be a team player with good written and verbal communication skills, independent and self-motivated, detail oriented, and able to work with a multi-national cross-functional teams.

Responsibilities

  • Lead NVM TestChip and IP design flow in multiple technologies and foundries
  • Architect / Design / Verify CMOS-based non-volatile memory IP modules
  • Work with Product Engineer to perform silicon verification, test and debug to analyze the IP on silicon
  • Post layout extraction & simulation, testing in conjunction with silicon validation
  • Working closely with on / off-site design, layout and CAD teams
  • Working with layout designers with floor planning of memory array and analog blocks
  • Be the go-to engineer to support Sales and Application Engineers in complex pre and post-sales customer engagements
  • Skills and Experience Required

  • 15+ years of industry experience as a memory or non-volatile memory circuit designer
  • Familiar with TestChip tapeout flow
  • Demonstrated track record of leading successful NVM designs into high volume production
  • Strong transistor level analog design and analysis with sense-amplifier, charge pump, high voltage regulator, and bandgap reference circuit design
  • Good understanding of Non-Volatile Memory design, Memory architecture and device physics
  • Experience circuit debugging capability with analog circuit and various memory blocks
  • Familiar with circuit simulation tools (HSIM, HSPICE, etc.) is required
  • Must have prior experience with Custom Complier or equivalent tools (Schematic, and Layout edit)
  • Experience with statistical design methodology (generating and analyzing Monte-Carlo results)
  • Hands-on experience of Si debugging (FIB, micro-probing, post layout RC extraction, etc.)
  • Experience with Low power design and power management circuitry
  • Experience with FinFET design is a plus
  • Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.

    Synopsys Canada ULC values the diversity of our workforce. We are committed to provide access & opportunity to individuals with disabilities and will provide reasonable accommodation to individuals throughout the recruitment and employment process.

    Should you require an accommodation, please contact hr-help-canada synopsys.com.

    报告这项工作
    checkmark

    Thank you for reporting this job!

    Your feedback will help us improve the quality of our services.

    申請
    郵箱地址
    通過點擊“繼續”,我允許neuvoo同意處理我的數據並向我發送電子郵件提醒,詳見neuvoo的 隱私政策 。我可以隨時撤回我的同意或退訂。
    繼續
    申請表