IC Design Methodology Engineer
MediaTek
HsinChu
3天前

Job Description

Constraint flow designer with the vendor, CAD teams & IC design teams in the development of timing constraint (SDC) & netlist data-in automation.

  • Develop & maintain components and scripts required from internal design and CAD teams.
  • Support design teams on flow infrastructures, SDC / Netlist sanity and consistency verification, related tools, and flows.
  • New features research and development to improve design flow efficiency and quality.
  • Requirement . Master degree in Electrical engineering, Electronics Engineering, or Computer Science.

  • Familiar with of front-end design flow, SDC and STA.
  • Minimum of 2 years of cell-based IC design field of experience with the designing tool (Design Compiler, Primetime, or Conformal Constraint Designer)
  • Experience of handling designs with more than 20M instant count is plus.
  • Good knowledge of tcl, perl / python and UNIX shell environment.
  • 报告这项工作
    checkmark

    Thank you for reporting this job!

    Your feedback will help us improve the quality of our services.

    申請
    郵箱地址
    通過點擊“持續”,我允許neuvoo同意處理我的數據並向我發送電子郵件提醒,詳見neuvoo的 隱私政策 。我可以隨時撤回我的同意或退訂。
    持續
    申請表