Sr. ASIC design verification engineer
Cisco
Taipei, Taiwan
3天前

What You'll Do

It used to be that high-speed packet forwarding was performed in dedicated ASIC designs. These days we are looking to make those ASICs more general and programmable.

Cisco Common ASIC Group is looking for an expert Senior Verification Engineer to drive existing projects and engage in new development of our next generation switching systems.

As part of ASIC team, you will be developing the ASICs at the heart of each of these switch products. There are only a very few teams worldwide that implement such devices.

Every time you access the Internet, chances are, your data's been through one of our switches.

Who You'll Work With

You will work with Cisco’s best-in-class switching solution team. Our team is responsible for driving integration of the Nexus systems and ACI with software, including OpenStack, Docker, and Open vSwitch, to help our customers build multitenant clouds.

Who You Are

You are a talented, motivated ASIC verification engineer to join the team and contribute to the verification of very complex ASICs.

You will have a Design Verification background, hands-on experience in System Verilog and UVM methodology, with in-depth knowledge of C++, scripting, as well as ASIC design and verification flow.

You’ll be part of Cisco Common ASIC Group, focusing on developing various test benches and contributing to different aspects of verification infrastructure.

You will collaborate closely with the design team and the hardware team to verify the ASIC in simulation, in emulation and during ASIC bring up.

Responsibilities Include :

  • Designing UVM / SystemVerilog testbenches.
  • Defining new DV methodologies.
  • Enhancing existing testbenches.
  • End-to-end verification of various design blocks.
  • Contributing to top level verification.
  • Be a part of emulation testing efforts.
  • Participate in the ASIC bring-up
  • Education and Experience Required :

  • Bachelor’s or master’s degree in EE and CE.
  • 5-10 years of ASIC Design Verification
  • Knowledge and Skills :

  • Hands-on and deep understanding of System Verilog and UVM methodology
  • Ability to construct testbench including scoreboard, agents, sequencers, and monitors
  • Solid C, C++ programming and debugging skills
  • Ability to debug issues independently
  • Proven Scripting experience (Python, Perl, TCL, shell programming) is a plus
  • Proficient in functional coverage and constrained random DV environments
  • Good written and verbal communication skills
  • Collaborative and team-focused, with the drive to learn and grow
  • 报告这项工作
    checkmark

    Thank you for reporting this job!

    Your feedback will help us improve the quality of our services.

    申請
    郵箱地址
    通過點擊“持續”,我允許neuvoo同意處理我的數據並向我發送電子郵件提醒,詳見neuvoo的 隱私政策 。我可以隨時撤回我的同意或退訂。
    持續
    申請表