SOC/IP integration engineer
MediaTek
HsinChu
2天前

Job Description

1. SoC chip integration from RTL to gate level including timing closure and testability

2. Design methodology and integration flow improvement

Requirement 1. Synthesis experience

2. Timing closure knowledge

报告这项工作
checkmark

Thank you for reporting this job!

Your feedback will help us improve the quality of our services.

申請
郵箱地址
通過點擊“持續”,我允許neuvoo同意處理我的數據並向我發送電子郵件提醒,詳見neuvoo的 隱私政策 。我可以隨時撤回我的同意或退訂。
持續
申請表