Physical Design Engineer/Technical Manager
台灣積體電路製造股份有限公司
竹科
11天前

Description

R&D in physical design methodology and chip integration

Responsibilities and Tasks :

1. Design and Process co-optimization for advanced technology

2. EDA enablement and design methodology development

Product Line :

Logic (12nm, 10nm, 7nm, 5nm)

Qualifications

1. Familiar with design rule, CAD / algorithm, APR / chip implementation, and / or chip integration

2. Innovative in problem solving and design solution development

3. English writing & communication

4. PhD or MS in CS or EE related field

Step 2
申請
添加至收藏
從收藏夾中刪除
申請
郵箱地址
通過點擊“繼續”,我允許neuvo同意處理我的數據並向我發送電子郵件提醒,詳見neuvo的 隱私政策 。我可以隨時撤回我的同意或退訂。
持續
申請表