FE methodology engineer
MediaTek
HsinChu
9天前

職缺說明

1. Synthesis methodology to create differentiating power / performance / area / schedule on various design styles and products

2. synthesis + physical design correlation especially on advanced nodes

3. Integrate new methodology / recipes into existing MTK design flows / environments

4. close collaboration with EDA vendors

職缺需求

1. Familiar with digital IC design and flows

2. Familiar with main stream synthesis EDA and related EDA tools

3. Familiar with scripting and design flow portings

4. RTL, DFT, SDC, LEC, STA knowledges

5. Physical design experience is plus

6. Fluerent English is plus

碩士

申請
添加至收藏
從收藏夾中刪除
申請
郵箱地址
通過點擊“繼續”,我允許neuvo同意處理我的數據並向我發送電子郵件提醒,詳見neuvo的 隱私政策 。我可以隨時撤回我的同意或退訂。
持續
申請表