APR Engineer
台灣積體電路製造股份有限公司
竹科
7天前

Description

1. Physical implementation of advanced technology chips.

2. Design methodology development and innovation for advanced technology challenges.

3. Be responsible for 16 / 12 / 10 / 7nm chip implementation for internal or customer projects. EDA tool enablement and customer’s support if necessary.

Qualifications

1. MS or above in EE, CS related fields with experience in APR, physical verification, chip implementation, or CAD development.

2. 3+ year working experience in chip physical implementation.

3. Familiar with Synopsys / Cadence APR tools / flows.

4. Can write Tcl / Perl utility program.

5. Experience with TSMC advanced technology is plus.

6. Proven record in production tapeouts.

申請
添加至收藏
從收藏夾中刪除
申請
郵箱地址
通過點擊“繼續”,我允許neuvo同意處理我的數據並向我發送電子郵件提醒,詳見neuvo的 隱私政策 。我可以隨時撤回我的同意或退訂。
持續
申請表